In this paper, we propose two dynamic error control schemes and apply them to the multichannel data communication system. The proposed schemes are based on the basic Stop-and-Wait ARQ and Selective Repeat ARQ protocols, The former and latter are used for the error controls in a round-trip time and among the multiple channels in a slot, respectively. The state of each channel is assumed as Markov chain with two states. The operations of the proposed schemes are described and their performances are evaluated through computer simulation. The numerical results show that the performances of the proposed schemes are improved remarkably comparing with the traditional scheme.
Introduction
ARQ (automatic repeat request) [1] - [3] and FEC (forward error correction) [4] and hybrid FEC/ARQ [10, 14] are widely used for error controls in data communication systems. Among these schemes, ARQ and its varied schemes are applied in many communication systems due to their simplicity and high reliability.
There are three classical ARQ schemes [1] - [3] : Stopand-Wait (SW) ARQ, Go-Back-N (GBN) ARQ and Selective-Repeat (SR) ARQ. The principle of ARQ is that the transmitter sends packets with embedded error-detectable code to the receiver, and retransmits the packets negatively acknowledged (NACK) by the receiver. In SW ARQ, the transmitter sends out a packet, then stops the next transmission until the corresponding acknowledgment (NACK or ACK) arrives. When an NACK is received, the transmitter retransmits the corresponding packet till it is successfully received in the receiver; on the contrary, when a positive acknowledgment (ACK) packet is received, the transmitter sends the following packet and so forth. In GBN ARQ, the transmitter sends packets continuously and retransmits the NACK-ed packet and all the following packets transmitted in the round-trip time, while in SR ARQ, the transmitter only retransmits the NACK-ed packet. Compared with SW ARQ and SR ARQ schemes, the implementation of GBN ARQ scheme is simpler than that of SR ARQ scheme in which re-ordering control at the receiver is indispensable, and the throughput performance is better than that of SW ARQ scheme in the environment in which the round trip time (RTT) is relatively longer and the error rate is lower (such as in wired data transmission system).
However, in wireless communication system, the wireless link is very vulnerable and easily interfered by environment noise. This means that error rate of the channel is relatively high; error occurs with large burstiness and ARQ scheme is favorable in such environment. Furthermore, in CSMA/CA procotol [16] , the transmitter and the receiver share a common channel (or channels ) in time devision manner, SW ARQ scheme is adopted as the error control protocol in data link layer [11] .
To enlarge the bandwidth of channels in a communication system, utilizing multiple parallel channels as a single link has become quite popular. MIMO (Multiple Input Multiple Output) [12] , channel bonding adopted by IEEE 802.11n or link aggregation in an Ethernet environment can be considered as such kind of applications. Chen et al. proposed a channel grouping method [9] and packet-to-channel assignment [6] on a GBN ARQ scheme in the multiple-channel system. Ding et al. proposed a channel assignment rule of ARQ protocols for multiple channels and analyzed the throughput [7] .
Analysis of the performances (including throughput, packet delay, resequencing delay or buffer occupancy at the receiver etc.) on error control protocols depends largely on operation of the protocol, the number of channels and error pattern (channel states). In general, if the analytical model of the system is precise to the practical system, the performance analysis becomes complicated. In the previous works, performances of the multiple-channel system have been investigated in the random-error environment. Nagaoka et al. [8] analyzed the throughput efficiency of the multiple-channel system with burst errors. However, they did not consider the influence of the state transition of channels on the channel assignment (packet-tochannel) rule. Chen et al. [15] analyzed the throughput efficiency of GBN ARQ scheme under taking the states of the channels into account, however, they only considered the system with two channels.
In this paper, we focus on the communication system with multiple parallel channels, in which SR ARQ scheme is employed as the error control scheme within one slot and SW ARQ is used for the error control in a round trip time (RTT). We propose two dynamic ARQ schemes and evaluate their performances by computer simulation. The effectiveness of the proposed schemes is clarified by numerical results.
The rest of this paper is organized as follows. Section 2. describes the channel models. The proposed dynamic ARQ schemes and the operations are described in Section 2.2. The performance evaluation is illustrated in Section 3., and conclusion remarks are given in Section 4.
System Model and Operations
The system model consists of a transmitter and a receiver connected with M parallel forwarding channels (numbered 0, 1, · · · , M − 1) and a feedback channel. The transmitter is able to transmit one packet on each channel in a slot in parallel (as a result, M packets are transmitted in a slot) , and then stops the continuous transmission until the ACK (or NAK ) arrives. The slot is defined as the time interval in which a packet is transmitted over a channel. Before we describe the proposed error control schemes, we give the assumption of the channel state because the operations of the proposed schemes are largely dependent on the states of the channels.
Transition of channel states
On each channel, packet errors occur according to a Markov process with two states (i.e. states 0 and 1). States 0 and 1 represent error-free state and erroneous state, respectively ( Fig. 1 ). The transition probabilities from state 0 to 1 and from state 1 to 0 are assumed to be p i and q i for channel i, respectively, i = 0, 1, 2, · · · , M − 1. Therefore, the m-step state-transition probability of channel i from state α to β is given by Eq. (1) ( [5, 8] ). 
where α, β = 0 or 1, and δ i is the decay factor defined by
, it means that the channel states 0 and 1 are independent without burstiness. Also, the states of the channels are assumed to be independent without correlation.
Operation at the transmitter
In this section, we describe the operations at the transmitter under the static ARQ scheme (traditional one) and two dynamic ARQ schemes proposed in this paper, called dynamic ARQ-I and dynamic ARQ-II, respectively.
At the transmitter, packets waiting for transmission are numbered in sequence. We assume that at least M packets are always ready to be transmitted in the transmission buffer and that the round-trip time from the end of the slot of the transmission to the completion of receiving the corresponding acknowledgment packet, is r slots.
1) At the beginning of a slot (referring to slot t, Fig.  2 ), the transmitter sends one packet on each channel (i.e. channel 0, 1, · · · , M − 1) in parallel according to the packet-to-channel schemes referring to static ARQ scheme (Static ARQ), dynamic ARQ with theoretical prediction (Dynamic ARQ-I), and dynamic ARQ with former-state prediction (Dynamic ARQ-II). After the completion of the transmission at the end of slot t, the transmitter stops the successive transmission of the following packets to wait the acknowledgment being sent back by the receiver.
2) The transmitter receives the acknowledgment packet after r slots (one round-trip time) of a transmission, and collates the acknowledgment packet to determine whether the packets have been successfully received or not. It deletes the packets successfully received from the transmission buffer and composes the M packets to be transmitted in next slot, according to the packet-to-channel scheme. We assume that the collation and the composition complete simultaneously with the end of receiving the acknowledgment packet.
3) The transmitter composes the M packets and sends them on each channel according to the following schemes.
In the static ARQ scheme (Fig. 2) , when the transmitter receives the acknowledgment packet, it deletes the packets correctly received at the receiver from the transmission buffer, and composes the M packets of the packets received erroneously and of the new packets in sequence which are not transmitted to date. It sends the M packets on each channel, where the packet being retransmitted is sent on the channel same as it has been sent on at the first time, and the packet being transmitted first time is sent on the other channel. Fig. 2 illustrates an example of the operation in the static ARQ scheme, where M = 4 and r = 4.
The occupancy of the resequencing buffer at the receiver shows the number of the packets stored temporally for resequencing since the receiver must deliver the packets to the application in the original order.
In the dynamic ARQ-I (or ARQ-II) scheme, the transmitter takes the states of the channels into account when it retransmits the packets received erroneously at the receiver. The principle of the dynamic ARQ scheme is to transmit the packet with the smallest sequencing number over the channel in the best state (i.e. state 0) and the packet with the second smallest number over the channel in the second best state and so forth. It is noted that the states of the channels do not vary with the error control schemes. The throughput efficiency is not affected by the dynamic schemes, but the resequencing delay or the buffer occupancy at the receiver should be.
In the dynamic ARQ-I scheme, we assume that the transmitter knows of the state-transition probability of each channel according to the channel model (formula (1) ). When it receives the acknowledgment packet which includes the ACKs and/or NAKs about the M packets transmitted before a round-trip time (r slots), the transmitter exactly knows the states of the M channels at that time. Now the transmitter predicts the probability of state 0 for each channel in the following slot by calculating the state-transition probability t(i) α,0 in the descending order and consists of a channel set Q; which is that the channel with the biggest t(i)
is put at the first in the Q, and the channel with the second biggest t(i) (r+1) α,0 is put at the second in the Q and so forth. The transmitter transmits the M packets in parallel as follows. The packet with the smallest sequence number among the M packets is transmitted on the first channel in the Q and the packet with the second smallest sequence number is transmitted on the second channel in the Q and so forth. Fig. 3 shows an example of the operations in the dynamic ARQ-I scheme, where M = 4 and r = 4. At the beginning of slot t, the order of the channels in Q is assumed to be {ch 0 , ch 1 , ch 2 , ch 3 }, packets 1, 2, 3, 4 are transmitted on the channels in the order of the channels in Q. The transmitter receives the acknowledgment packet (ack(0, 1, 0, 1)) in slot t +4. ack(0, 1, 0, 1) notices the transmitter that the packets transmitted over channel 0 and channel 2 have received correctly and the packets transmitted over channel 1 and channel 3 have received in error. This means that channel 0 and channel 2 were in state 0 (good state) and channel 1 and channel 3 in state 1 (erroneous state) in that slot. Therefore, in this example, the transmitter simply calculates the probability of state 0 for each channel in the following slot, i.e. t(0) (5) 0,0 , t(1)
in slot t +5 and makes up Q as Q = {ch 0 , ch 2 , ch 3 , ch 1 }. Therefore, packets 2, 4, 5, 6 are transmitted on channels 0, 2, 3 and 1 in slot t + 5, one per channel, respectively. At the beginning of slot t + 10, the transmitter calculates the probability of state 0 for each channel in the following slot, i.e. t(0)
and makes up Q as Q = {ch 0 , ch 3 , ch 1 , ch 2 }, packets 4, 6, 7, 8 are transmitted on channels 0, 3, 1, 2, one per channel, respectively, and so forth. The occupancy of the resequencing buffer is listed at the bottom of the figure.
In the dynamic ARQ-I scheme, the transmitter is supposed to have some known information about the channel state. It can gets the information in some way from the past acknowledgment packets. However, it is not always easy to do so. Taking this into account, the proposed dynamic ARQ-II scheme predicts the states of the channels just based on the latest acknowledgment packet. When the transmitter receives the acknowledgment packet which includes the ACKs and/or NAKs about the M packets transmitted before a round-trip time (r slots), the transmitter exactly knows the states of the M channels at that time. The states of the channels in the following slot are supposed to be the same states in the slot of the preceding transmission. The transmitter sorts the M channels according to the state of the channel in the order of state 0 and state 1, and makes up the channel set Q. The channels in state 0 are put in the head of Q, and the channels in states 1 in the rear of Q while the channels in the same state are selected randomly. Finally, the transmitter sends the M packets on each channel in the order of the channels in Q. Fig. 4 illustrates an example of the operations in the dynamic ARQ-II scheme, where M = 4 and r = 4. At the beginning of slot t, the order of the channels is Q = {ch 0 , ch 1 , ch 2 , ch 3 }, packets 1, 2, 3, 4 are transmitted on the channels in the order of the channels in Q. The transmitter receives the acknowledgment packet (ack(0, 1, 0, 1)) in slot t + 4, it knows that channels 0 and 2 are in state 0 and channels 1 and 3 in state 1. Q is composed as Q = {ch 0 , ch 2 , ch 1 , ch 3 }. Packets 2, 4, 5, 6 are transmitted on each channel in the order of the channels in Q in slot t + 5. Q = {ch 0 , ch 3 , ch 1 , ch 2 } in slot t + 10, packets 4, 5, 7, 8 are transmitted on channels 0, 3, 1, 2, one per channel, and so forth.
Operation at the receiver
When the packet crosses a channel, the packet error occurs with some probability corresponding to the channel model described in Section 2.1. When the packets arrive at the receiver after a half round-trip time from the end of the transmission at the transmitter, the receiver receives these packets, collates the contents in the packet with the error-detection code (i.e. checksum) and composes of the acknowledgment packet as the format ack(s 0 , s 1 , s 2 , · · · , s M−1 ). If the packet error occurs in the packet transmitted over the channel i, i = 0, 1, 2, · · · , M − 1, s i is set to be 1; otherwise s i = 0.
At the receiver, the selective-repeat ARQ scheme is employed for the error controls among the multipleparallel channels. The receiver deletes all the packets Figure 5 The normalized throughput ρ 0 (r = 4, δ = 0) received erroneously, and delivers the ordered packets from the resequencing buffer to the upper layer. The ordered packet is the packet which is received correctly and all the preceding packets with smaller sequencing number have been received correctly. On the contrary, the out-of-order packet is a correctly received packet while at least one packet with smaller sequencing number has not been received correctly. The out-of-order packet is stored in the resequencing buffer for re-ordering. The number of the out-of-order packets in the resequencing buffer is shown at the bottom of Figures 2, 3 and 4.
Simulation Results
In this section, we investigate the performances of the ARQ error control schemes proposed in this paper through computer simulation. Here the performances are evaluated by these indexes: throughput efficiency, average (or maximum) number of the packets in resequencing buffer (i.e. the average (or maximum) occupancy of the resequencing buffer) and average sojourn delay of the packet in the resequencing buffer. The throughput efficiency (ρ) is defined as the longterm ratio of the number of packets successfully accepted by the receiver to the total number of transmission slots. We also define the normalized throughput efficiency (ρ 0 ) as ρ 0 = ρ M . In the following numerical results, we assume that p i = p and q i = q for convenience (i.e. δ i = δ = 1 − p − q). The average error rate e on each channel is given by e = p p+q . At this assumption, ρ 0 is theoretically obtained as ρ 0 = 1−e (r+1) . Fig. 5 shows an example of the normalized throughput ρ 0 . It is clear that ρ 0 does not vary with the number of channels, and ρ 0 has no difference within the three ARQ schemes . It is true because the packets received correctly are accepted without discard at the receiver for any one of Figure 6 The average number of packets in resequencing buffer (r = 4, e = 0.2, M = 10) Figure 7 The average number of packets in resequencing buffer (r = 4, e = 0.5, M = 10) the ARQ schemes. Figures 6 and 7 illustrates the relationship between the average number of packets in the resequencing buffer (shown by q ave ) and the decay factor δ , where r = 4 and M = 10 and e is assumed to be constant. When δ increases (i.e. p + q becomes smaller ), the sojourn time that channel state stays in the same state becomes longer [15] . Note that the longer the sojourn time in state 1, the larger the error burstiness of the channel. From these figures, it is clear that q ave significantly depends on the error control scheme although the average error rate e is constant. q ave in the static ARQ scheme increases with increment of δ especially in the interval of 0.5 < δ < 1. q ave in the dynamic ARQ-I scheme is almost same as that in the dynamic ARQ-II scheme. However, in the interval of −1 < δ < −0.5, q ave in the dynamic ARQ-II scheme is remarkably larger than it in the other schemes. It can be explained as follows. When δ increases negatively, p and q becomes larger; the state of the channel transits frequently between states 0 and 1. This is contrary to the premise of the dynamic ARQ-II scheme that the state of the channel changes slowly. Figures 8 and 9 illustrate the relationship between the average number of the packets (q ave ) in the rese- Figure 8 The average number of packet in resequencing buffer (δ = 0, e = 0.1) Figure 9 The average number of packets in resequencing buffer (δ = −0.8, e = 0.5, M = 10) quencing buffer and the round-trip time (rtt). The numerical results shows that q ave is almost a constant in each error control scheme when δ = 0, and q ave of the static ARQ scheme is the longest and q ave of the dynamic ARQ-I is the shortest. On the another hand, at δ = −0.8 and e = 0.5 (relatively high, Fig. 9 ), q ave of the dynamic ARQ-II scheme increases with the decrement of r when r is relatively small. When r becomes larger (r > 14), q ave almost does not vary with r; the difference in q ave among these schemes is insignificant.
Concluding Remarks
This paper proposes two dynamic ARQ schemes considering the state transition of the channels for the multiple channel systems. The proposed scheme is a hybrid ARQ combined the SW ARQ scheme with the SR ARQ scheme. The core idea of the proposed schemes is that, the transmitter sends the packet with the smallest sequence number on the channel in the best state.
We investigated the throughput efficiency and the average number of the packets in the resequencing buffer for every scheme. The results can be simply summarized as follows. q ave in the static ARQ scheme is largest especially when δ is relatively high (δ > 0.4. On the contrary, the dynamic ARQ-II scheme shows the longest q ave when δ < −4. The dynamic ARQ-I is adaptively respond to δ in the all intervals and gives the best performances.
